HiPEAC – Observations from Uppsala

The HiPEAC 2026 Conference

Last week, I gave a keynote at the RAPIDO workshop, part of the HiPEAC 2026 conference taking place in Kraków, Poland. HiPEAC is a computer architecture conference with a rather wild-grown set of simultaneous workshops in addition to a main-stage paper program. It is an event for presenting research, EU projects, and for companies to recruit highly qualified people. I had a rather interesting time getting to the conference, a story told in a separate blog post.

gem5 Full Speed Ahead (FSA)

I had many interesting conversations at the HiPEAC 2017 conference in Stockholm back in January 2017. One topic that came up several times was the GEM5 research simulator, and some cool tricks implemented in it in order to speed up the execution of computer architecture experiments. Later, I located some research papers explaining the “full speed ahead” technology in more detail. The mix of fast simulation using virtualization and clever tricks with cache warming is worth a blog post.

Continue reading “gem5 Full Speed Ahead (FSA)”